专利名称：Error correction device发明人：Masumoto, Takahiko,Yamashita,
Syugo,Kimura, Kazuhiro,Kaneko, Hiroshi
申请号：EP96303977.1申请日：19960531公开号：EP0746112B1公开日：20040421
摘要：A demodulating circuit demodulates a received signal, and outputs patterns ofdemodulated data and reliability information bits indicating correctness of thedemodulated data. These are supplied to first and second shift registers (4 and 5),respectively. When the number of reliability information bits of Level 1 in the second shiftregister is a predetermined value or less, a shift operation is repeated a plurality oftimes. When a reliability information bit of Level 1 is outputted, an error correctioncontrol circuit (7) successively outputs all possible bit patterns of the demodulated data.An EXOR gate (10) generates all possible patterns of demodulated data. An errorcorrecting circuit (11) carries out error correction for all the patterns. When the numberis larger than the predetermined value, the error correction is carried out only for thedemodulated data supplied from the demodulating circuit in a conventional manner.
申请人：SANYO ELECTRIC CO
地址：JP
国籍：JP
代理机构：Cross, Rupert Edward Blount
更多信息请下载全文后查看
因篇幅问题不能全部显示，请点此查看更多更全内容